Modbus-TCP and Modbus-RTU protocol documentation for panel meters, power quality analyzers and power factor controllers

October 13, 2016

PA 144, SML 133,

SMC 144, SMY 133, SMZ 133,

ARTIQ 144,

NOVAR 2400, NOVAR 2600

Firmware version 2.0.47+

KMB systems, s.r.o.
Dr. M. Horákové 559,
460 06 Liberec 7,
Czech Republic

tel. +420 485 130 314,
fax. +420 482 736 896
email : kmb@kmb.cz
internet : www.kmbsystems.eu

1 Communication Options

Each device is equipped with RS485 or USB local port and various other remote communication ports. The USB port can be used for data acquisition, configuration and status checks using the proprietary protocol supported by the ENVIS software suite. With the remote serial communication ModBus RTU or TCP is supported respectively to provide easy and open access to all actual measured values.

With serial lines the protocol is recognised automatically between proprietary KMB messages and the standard ModBus RTU. For this option the device address, baud rate and parity bit must be specified (see user manual for details). A gap between bytes corresponding to maximum 1.5 characters (bytes) is allowed while receiving a command or transmitting a reply.

With Ethernet option different application access different protocols on its designated addresses. ModBus TCP, KMB protocol and web server is supported by default. Modbus master (MM) and Ethernet-to-serial Gateway (ES) can be optionaly activated. For Modbus TCP the listening port can be configured together with other TCP/IP settings (default port: 502). The instrument sends back a reply within 200 ms time frame after receiving each command. At least three parallel connections from different masters can be processed simultaneously by each device. Between each master and the instrument the communication must follow the single request-reply schema. Master should wait for each reply before submitting a new request.

2 Description of Modbus Implementation

2.1 Supported Functions

- 3 (0x03) read holding registers
- 4 (0x04) read input registers
- 16 (0x10) write multiple registers

2.2 Modbus Quantity Encoding

Access to data structure components is provided using read/write from/to relevant registers as shown in the chart in the following subsections. Modbus protocol is based on variable mappings into 16 bit registers. Single-byte quantities are stored in such a register in the format of 0x00nn where nn is a single-byte parameter. For multi-byte quantities the byte ordering is a big endian. 32-bit and 64-bit integers and floats are ordered in consequent 16-bit registers from MSB to LSB serially. Floats are encoded using the IEEE 754 float number format. You can see example below, encoded number in example is 0.1875.

bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
meaning	sign	exponent (8 bits)								fraction (23 bits)																						
example	0	0	1	1	1	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Double precision number format has 64 bits and is coded same as float with exponent 11 bits and 52 bit fraction.

Date and time is stored in 64-bit KMBTime format means number of seconds since 1.1.2000 00:00. ANSI C, C++ and .NET functions(sample code) for can be provided upon request.

Each logical block of values is stored within the array of registers starting at the base address and with a given offset. **Instrument status information is stored in Modbus holding registers. Actual readings (data, measurements) are available in the input registers.**

2.3 Addressing

The "broadcast" mode is not supported. Instead, with Modbus Master module, the address 0 in its configuration represents data from the master itself. Standard modbus addressing applies for all three phase single feeder analysers.

Instruments with multiple feeders and some multi-channel single phase instruments do limit the allowable base address range for an instrument between 1 - 20. The rest of modbus address ranges 21-240 is reserved to mirror the register map for quantities from feeders (channels) 2 to 12. Correct modbus address for channel X is determined by this formula: $ModbusAddressX = (X - 1) \times 20 + ModbusAddressBase$.

2.4 Example

Modpoll is a free open source tool for Windows, Linux and Solaris available free of charge for download. We promote this 3rd-party tool for reference testing of our Modbus implementation. The following examples can be used as a starting point for developing of a custom support implementation and for debugging other issues.

2.4.1 Modbus TCP Examples

Code to display device number with:

```
modpoll –m tcp –a 1 –r 528 –t 3:int –i –c 1 –1 –p 502 IP
```

Default value for port number (parameter *-p*) is 502 and isn't necessary to explicitly specify it. Default value for slave address (*-a*) is 1. Shorter version with same meaning:

```
modpoll –r 528 –t 3:int –i –c 1 –1 IP
```

Command *-1* means only one iteration and *-c 1* is number of retrieved values. Used data type is specified with parameter *-t*: *-t 3* = 16 bit integer, *-t 3:hex* = 16 bit hexadecimal value, *-t 3:int* = 32 bit integer, *-t 3:float* = 32-bit float. Similar output with number 4. Parameter *-r* is base address.

2.4.2 Modbus RTU Examples

RTU variant is similar:

```
modpoll –m rtu –d 8 –s 1 –p none –s 1 –a 1 –r 528 –t 3:int –c 1 –i –b –1 19200 COM
```

Default values data bits *-d* is 8, stop bits *-s* is *1*, parity *-p* is *even*, but default values for KMB devices is *none*, therefore it is usually necessary to set it. Default baud rate *-b* is 19200. Usual command is simple:

```
modpoll –m rtu –p none –r 528 –c 1 –t 3:int –i –1 COM
```

Full help is available with command:

```
modpoll ––help
```

2.4.3 Other examples

Read all Voltage values - example of float values (full output):

```
$ modpoll –m tcp –r 4352 –c 4 –t 3:float –f –1 –0 IP
modpoll 3.4 – FieldTalk(tm) Modbus(R) Master Simulator
Copyright (c) 2002–2013 proconX Pty Ltd
Visit http://www.modbusdriver.com for Modbus libraries and tools.
```

```
Protocol configuration: MODBUS/TCP
Slave configuration...: address = 1, start reference = 4352 (PDU), count = 4
Communication.........: 147.230.72.5, port 502, t/o 1.00 s, poll rate 1000 ms
Data type.............: 32-bit float, input register table
Word swapping.........: Slave configured as big-endian float machine

-- Polling slave...
[4352]: 236.074005
[4354]: 236.056198
[4356]: 236.089401
[4358]: 236.033752
```

Read Device number and software, hardware and bootloader versions - example of integer values (shortened output):

```
modpoll -a 1  -r 528 -c 4 -t 3 -f -1 -0 147.230.72.5
...
-- Polling slave...
[528]: 100
[529]: 3451
[530]: 0
[531]: 36
```

3 Modbus Register Map

blocks in registers	base address		type
	DEC	HEX	
Identification	512	0x200	input register
Configurable Settings	1792	0x700	holding register
Inconfigurable Settings	2048	0x800	input register
Actual Data	4096	0x1000	input register
Electricity Meter	8192	0x2000	input register
Power Quality Indices	20480	0x5000	input register
Ripple Control Signals	21248	0x5300	input register
Modbus Master	24576	0x6000	input register
Inputs & Outputs	36864	0x9000	input register
Actual Data of PFC	40960	0xA000	input register

IR and HR have separated address spaces. For simplicity those are now taken together so it is possible to map HR in IR space and read them also with function 0x04.

3.1 0x0200 Device Identification

mapped data	base address		size/type
	DEC	HEX	
Run Time	512	0x200	64b
GMT Time	516	0x204	64b
PROPS_TYPE	520	0x208	16b
DEVICE_TYPE	521	0x209	16b
SUBDEVICE TYPE 1	522	0x20A	16b
SUBDEVICE TYPE 2	523	0x20B	16b
SUBDEVICE TYPE 3	524	0x20C	16b
SUBDEVICE TYPE 4	525	0x20D	16b
SUBDEVICE TYPE 5	526	0x20E	16b
SUBDEVICE TYPE 6	527	0x20F	16b
DEVICE_NUMBER	528	0x210	16b
SOFTWARE_VERSION	529	0x211	16b
HARDWARE_VERSION	530	0x212	16b
BOOTLOADER VERSION	531	0x213	16b

3.2 0x0700 Configurable Settings

The configurable settings as provided in the following table can be modified by the Modbus function 0x16 - Write Multiple Registrers. When device receives a message with such function, all related registers are stored. If nessecary the soft erase action is performed prior to sending an answer to the request. The need for this action is implied by the change to certain registers - see column „Soft Erase". The change is than also written to the device log for further reference. Nominal current I_{nom} is available since fw. 2.1.11.

mapped data	base address		size/type	Soft Erase
	DEC	HEX		
Connection Type	1792	0x700	16b	Yes
Connection Mode	1793	0x701	32b	Yes
Nominal Frequency	1795	0x703	32b, float	Yes
Nominal voltage U_{nom}	1797	0x705	32b, float	Yes
Nominal power P_{nom} (3P)	1799	0x707	32b, float	Yes
Primary VT	1801	0x709	16b	Yes
Secondary VT	1802	0x70A	16b	Yes
Multiplier VT	1803	0x70B	32b, float	Yes
Primary VTN	1805	0x70D	16b	Yes
Secondary VTN	1806	0x70E	16b	Yes
Multiplier VTN	1807	0x70F	32b, float	Yes
Primary CT	1809	0x711	16b	Yes
Secondary CT	1810	0x712	16b	Yes
Multiplier CT	1811	0x713	32b, float	Yes
Primary CTN	1813	0x715	16b	Yes
Secondary CTN	1814	0x716	16b	Yes
Multiplier CTN	1815	0x717	32b, float	Yes
Nominal current I_{nom}	1817	0x719	32b, float	Yes

3.3 0x0800 Read-only Settings

If device doesn't have certain interface, appropriate addresses will be inaccessible.

3.3.1 0x0800 COM1

COM Modbus Master indicates which port is used for Modbus Master module if is used.
Parity: 0 = none, 1 = even, 2 = odd
Data Bit: 0 = 8 bits, 1 = 9 bits
Stop Bit: 0 = One, 1 = Two

mapped data	base address		size/type
	DEC	HEX	
COM Modbus Master	2048	0x800	16b
Device Address	2049	0x801	32b
Remote Baud Rate	2051	0x803	16b
Parity	2052	0x804	16b
Data Bits + Parity	2053	0x805	16b
Stop Bit	2054	0x806	16b

3.3.2 0x0820 COM2

mapped data	base address		size/type
	DEC	HEX	
Device Address	2080	0x820	16b
Remote Baud Rate	2081	0x821	32b
Protocol	2083	0x823	16b
Parity	2084	0x824	16b
Data Bit	2085	0x825	16b
Stop Bit	2086	0x826	16b

3.3.3 0x0840 ETH1

mapped data	base address		size/type
	DEC	HEX	
DHCP	2112	0x840	16b
IP Address	2113	0x841	32b
Netmask	2115	0x843	32b
Gateway	2117	0x845	32b
KMB Port	2119	0x847	16b
Modbus Port	2120	0x848	16b
Webserver Port	2121	0x849	16b
MAC	2122	0x84A	64b

3.4 0x1000 Actual Data

3.4.1 0x1000 Shared Actual Data

Config Change counts number of configuration changes and thus cvan be used to detect any change in instrument configuration.

Error code is an internal variable for detection of instrument operation issues.

Sample overflow/underflow flags are seti if one oro more voltage or current channels measures signal which is out of the channels linearity range. in such case precision is influenced and the measured quantity must be used with extra consideration.

Phase order flag is set if detected phase order corresponds to the 1-3-2 instead of the correct 1-2-3 order of .

mapped data	base address		size/type
	DEC	HEX	
Config Change counter	4096	0x1000	**16b**
Error code	4097	0x1001	32b
Phase order	4099	0x1003	16b
Frequency	4100	0x1004	32b, float
Sample overflow/underflow flags (per channel)	4102	0x1006	16b

3.4.2 0x1100 Actual Voltage Readings

$THDU_{1-N}$= harmonic distortion, $TIDU_{1-N}$= interharmonic distortion, CF_{U1-N}= Crest factor

mapped data	base address		size/type
	DEC	HEX	
U_{LN1}	4352	0x1100	32b, float
U_{LN2}	4354	0x1102	32b, float
U_{LN3}	4356	0x1104	32b, float
U_N	4358	0x1106	32b, float
U_{LL1}	4360	0x1108	32b, float
U_{LL2}	4362	0x110A	32b, float
U_{LL3}	4364	0x110C	32b, float
$THDU_1$	4366	0x110E	32b, float
$THDU_2$	4368	0x1110	32b, float
$THDU_3$	4370	0x1112	32b, float
$THDU_N$	4372	0x1114	32b, float
$TIDU_1$	4374	0x1116	32b, float
$TIDU_2$	4376	0x1118	32b, float
$TIDU_3$	4378	0x111A	32b, float
$TIDU_N$	4380	0x111C	32b, float
CF_{U1}	4382	0x111E	32b, float
CF_{U2}	4384	0x1120	32b, float
CF_{U3}	4386	0x1122	32b, float
CF_{UN}	4388	0x1124	32b, float
Ufh_1	4390	0x1126	32b, float
Ufh_2	4392	0x1128	32b, float
Ufh_3	4394	0x112A	32b, float
Ufh_N	4396	0x112C	32b, float
φu_1	4398	0x112E	32b, float
φu_2	4400	0x1130	32b, float

mapped data	base address		size/type
	DEC	HEX	
φu_3	4402	0x1132	32b, float
φu_N	4404	0x1134	32b, float
u_2	4406	0x1136	32b, float
positive sequence U_2	4408	0x1138	32b, float
negative sequence U_1	4410	0x113A	32b, float
zero sequence U_0	4412	0x113C	32b, float

3.4.3 0x1200 Actual Current Readings

mapped data	base address		size/type
	DEC	HEX	
I_1	4608	0x1200	32b, float
I_2	4610	0x1202	32b, float
I_3	4612	0x1204	32b, float
I_N *or* I_4	4614	0x1206	32b, float
$I_{Nc} = \sum_{samples}(I_1, I_2, I_3)$	4616	0x1208	32b, float
$I_{PEc} = \sum_{samples}(I_1, I_2, I_3, I_N)$	4618	0x120A	32b, float
$THD\,I_1$	4620	0x120C	32b, float
$THD\,I_2$	4622	0x120E	32b, float
$THD\,I_3$	4624	0x1210	32b, float
$THD\,I_N$	4626	0x1212	32b, float
$TID\,I_1$	4628	0x1214	32b, float
$TID\,I_2$	4630	0x1216	32b, float
$TID\,I_3$	4632	0x1218	32b, float
$TID\,I_N$	4634	0x121A	32b, float
CF_{I1}	4636	0x121C	32b, float
CF_{I2}	4638	0x121E	32b, float
CF_{I3}	4640	0x1220	32b, float
CF_{IN}	4642	0x1222	32b, float
Ifh_1	4644	0x1224	32b, float
Ifh_2	4646	0x1226	32b, float
Ifh_3	4648	0x1228	32b, float
Ifh_N	4650	0x122A	32b, float
φi_1	4652	0x122C	32b, float
φi_2	4654	0x122E	32b, float
φi_3	4656	0x1230	32b, float
φi_N	4658	0x1232	32b, float
i_2	4660	0x1234	32b, float
positive sequence I_2	4662	0x1236	32b, float
negative sequence I_1	4664	0x1238	32b, float
zero sequence I_0	4666	0x123A	32b, float

3.4.4 0x1300 Actual Power Readings

Power factor and cos(φ):

mapped data	base address		size/type
	DEC	HEX	
$3PF$	4864	0x1300	32b, float
$3cos(\varphi)$	4866	0x1302	32b, float
PF_1	4868	0x1304	32b, float
PF_2	4870	0x1306	32b, float
PF_3	4872	0x1308	32b, float
PF_N	4874	0x130A	32b, float
$cos(\varphi)_1$	4876	0x130C	32b, float
$cos(\varphi)_2$	4878	0x130E	32b, float
$cos(\varphi)_3$	4880	0x1310	32b, float
$cos(\varphi)_N$	4882	0x1312	32b, float

Active, reactive, apparent and distortion power

mapped data	base address		size/type
	DEC	HEX	
$3P$	4884	0x1314	32b, float
$3Q$	4886	0x1316	32b, float
$3S$	4888	0x1318	32b, float
$3P_{fh}$	4890	0x131A	32b, float
$3Q_{fh}$	4892	0x131C	32b, float
$3D$	4894	0x131E	32b, float
P_1	4896	0x1320	32b, float
P_2	4898	0x1322	32b, float
P_3	4900	0x1324	32b, float
P_N	4902	0x1326	32b, float
Q_1	4904	0x1328	32b, float
Q_2	4906	0x132A	32b, float
Q_3	4908	0x132C	32b, float
Q_N	4910	0x132E	32b, float
S_1	4912	0x1330	32b, float
S_2	4914	0x1332	32b, float
S_3	4916	0x1334	32b, float
S_N	4918	0x1336	32b, float
P_{fh1}	4920	0x1338	32b, float
P_{fh2}	4922	0x133A	32b, float
P_{fh3}	4924	0x133C	32b, float
P_{fhN}	4926	0x133E	32b, float
Q_{fh1}	4928	0x1340	32b, float
Q_{fh2}	4930	0x1342	32b, float
Q_{fh3}	4932	0x1344	32b, float
Q_{fhN}	4934	0x1346	32b, float
D_1	4936	0x1348	32b, float

mapped data	base address		size/type
	DEC	HEX	
D_2	4938	0x134A	32b, float
D_3	4940	0x134C	32b, float
D_N	4942	0x134E	32b, float

3.4.5 0x1400 Voltage and Current Harmonics (magnitudes, angles)

mapped data	base address		size/type
	DEC	HEX	
$U_{1h1...h50}$	5120...5218	0x1400...0x1462	32b, float
$U_{2h1...h50}$	5220...5318	0x1464...0x14C6	32b, float
$U_{3h1...h50}$	5320...5418	0x14C8...0x152A	32b, float
$U_{Nh1...h50}$	5420...5518	0x152C...0x158E	32b, float
$\varphi U_{1h1...h50}$	5520...5618	0x1590...0x15F2	32b, float
$\varphi U_{2h1 \cdots h50}$	5620...5718	0x15F4...0×1656	32b, float
$\varphi U_{3h1...h50}$	5720...5818	0x16BC...0x171E	32b, float
$\varphi U_{Nh1...h50}$	5820..5918	0x1720...0x1782	32b, float
$I_{1h1...h50}$	5920...6018	0x1784...0x17E6	32b, float
$I_{2h1...h50}$	6020...6118	0x17E8...0x184A	32b, float
$I_{3h1...h50}$	6120...6218	0x184C...0x18AE	32b, float
$I_{Nh1...h50}$	6220...6318	0x18B0...0x1912	32b, float
$\Delta\varphi I_{1h1...h50}$	6320...6418	0x1978...0x19DA	32b, float
$\Delta\varphi I_{2h1...h50}$	6420...6518	0x19DC...0x1A3E	32b, float
$\Delta\varphi I_{3h1...h50}$	6520...6618	0x1A40...0x1AA2	32b, float
$\Delta\varphi I_{Nh1...h50}$	6620...6718	0x1AA4...0x1B00	32b, float

3.4.6 0x1B00 Interharmonics (with active PQ module)

mapped data	base address		size/type
	DEC	HEX	
$U_{1ih1...ih50}$	6812...6910	0x1B00...0x1B62	32b, float
$U_{2ih1...ih50}$	6912...7010	0x1B64...0x1BC6	32b, float
$U_{3ih1...ih50}$	7012...7110	0x1BC8...0x1C2A	32b, float
$U_{Nih1...ih50}$	7112...7210	0x1C2C...0x1C8E	32b, float
$I_{1ih1...ih50}$	7212...7310	0x1C90...0x1CF2	32b, float
$I_{2ih1...ih50}$	7312...7410	0x1CF4...0x1D56	32b, float
$I_{3ih1...ih50}$	7412...7510	0x1D58...0x1DBA	32b, float
$I_{Nih1...ih50}$	7512...7610	0x1DBC...0x1E1E	32b, float

3.5 0x2000 Electricity Meter Readings

3.5.1 0x2000 Four-quadrant (4Q) threee phase energies

these summary energies are most often required in all three phase systems.

Energy	Direction/Character	Mapped Data	base address		size/type
			DEC	HEX	
3-phase active	imported	3EP+	8192	0x2000	64b, double
	exported	3EP-	8196	0x2004	64b, double
3-phase reactive	inductive	3EQL	8200	0x2008	64b, double
	capacitive	3EQC	8204	0x200C	64b, double

3.5.2 0x2010 Four-quadrant (4Q) single phase energies

for detailed overview of energy flow we provide also registers for each phase.

Energy	Direction/Character	Mapped Data	base address		size/type
			DEC	HEX	
active	imported	EP1+	8208	0x2010	64b, double
		EP2+	8212	0x2014	64b, double
		EP3+	8216	0x2018	64b, double
		EP4+	8220	0x201C	64b, double
active	exported	EP1-	8224	0x2020	64b, double
		EP2-	8228	0x2024	64b, double
		EP3-	8232	0x2028	64b, double
		EP4-	8236	0x202C	64b, double
reactive	inductive	EQL1	8240	0x2030	64b, double
		EQL2	8244	0x2034	64b, double
		EQL3	8248	0x2038	64b, double
		EQL4	8252	0x203C	64b, double
reactive	capacitive	EQC1	8256	0x2040	64b, double
		EQC2	8260	0x2044	64b, double
		EQC3	8264	0x2048	64b, double
		EQC4	8268	0x204C	64b, double

3.5.3 0x2400 Six-quadrant (6Q) three phase summary

imported and exported active energy in 6Q is the same as for four quadrant meter in tables above.

Energy	Direction & Quadrant	Mapped Data	base address		size/type
		(N-th feeder)	DEC	HEX	
3-phase reactive	imported inductive	3EQL+	9216	0x2400	64b, double
	exported inductive	3EQL-	9220	0x2404	64b, double
	imported capacitive	3EQC+	9224	0x2408	64b, double
	exported capacitive	3EQC-	9228	0x240C	64b, double

3.5.4 0x2410 Six-quadrant (6Q) single phase values

For detailed overview of reactive energy flow we provide also registers for each phase separated by the direction of flow of active power in each phase.

Energy	Direction & Quadrant	Mapped Data (N-th feeder)	base address DEC	base address HEX	size/type
reactive	imported inductive	EQL1+	9232	0x2410	64b, double
		EQL2+	9236	0x2414	64b, double
		EQL3+	9240	0x2418	64b, double
		EQL4+	9244	0x241C	64b, double
reactive	exported inductive	EQL1-	9248	0x2420	64b, double
		EQL2-	9252	0x2424	64b, double
		EQL3-	9256	0x2428	64b, double
		EQL4-	9260	0x242C	64b, double
reactive	imported capacitive	EQC1+	9264	0x2430	64b, double
		EQC2+	9268	0x2434	64b, double
		EQC3+	9272	0x2438	64b, double
		EQC4+	9276	0x243C	64b, double
reactive	exported capacitive	EQC1-	9280	0x2440	64b, double
		EQC2-	9284	0x2444	64b, double
		EQC3-	9288	0x2448	64b, double
		EQC4-	9292	0x244C	64b, double

3.5.5 0x2800 Four-quadrant (4Q, three phase) energies per tariff

Tarif (TOU) represents and interval of time during day with a special energy rate. number of such registers is given by configuration. Given number of tarifs can be configured between 1 and 6 (T1,T2,...T6) in the instrument configuration. In polyphase instruments these tariff summary registers only count energy consumption in phase 1, 2 and 3.

Energy	Direction/Quadrant	Mapped Data	base address DEC	base address HEX	size/type
active	import	T1.3EP+	10240	0x2800	64b, double
		T2.3EP+	10244	0x2804	64b, double
		T3.3EP+	10248	0x2808	64b, double
		T4.3EP+	10252	0x280C	64b, double
		T5.3EP+	10256	0x2810	64b, double
		T6.3EP+	10260	0x2814	64b, double
active	export	T1.3EP-	10264	0x2818	64b, double
		T2.3EP-	10268	0x281C	64b, double
		T3.3EP-	10272	0x2820	64b, double
		T4.3EP-	10276	0x2824	64b, double
		T5.3EP-	10280	0x2828	64b, double
		T6.3EP-	10284	0x282C	64b, double
reactive	inductive	T1.3EQL	10288	0x2830	64b, double
		T2.3EQL	10292	0x2834	64b, double
		T3.3EQL	10296	0x2838	64b, double
		T4.3EQL	10300	0x283C	64b, double
		T5.3EQL	10304	0x2840	64b, double

Energy	Direction/Quadrant	Mapped Data	base address		size/type
			DEC	HEX	
		T6.3EQL	10308	0x2844	64b, double
reactive	capacitive	T1.3EQC	10312	0x2848	64b, double
		T2.3EQC	10316	0x284C	64b, double
		T3.3EQC	10320	0x2850	64b, double
		T4.3EQC	10324	0x2854	64b, double
		T5.3EQC	10328	0x2858	64b, double
		T6.3EQC	10332	0x285C	64b, double

3.5.6 0x2B00 Six-quadrant (6Q, three phase) energies per tariff

In polyphase instruments these tariff summary registers only count energy consumption in phase 1, 2 and 3.

Energy	Direction & Quadrant	Mapped Data	base address		size/type
			DEC	HEX	
reactive	inductive import	T1.3EQL+	11008	0x2B00	64b, double
		T2.3EQL+	11012	0x2B04	64b, double
		T3.3EQL+	11016	0x2B08	64b, double
		T4.3EQL+	11020	0x2B0C	64b, double
		T5.3EQL+	11024	0x2B10	64b, double
		T6.3EQL+	11028	0x2B14	64b, double
reactive	inductive export	T1.3EQL-	11032	0x2B18	64b, double
		T2.3EQL-	11036	0x2B1C	64b, double
		T3.3EQL-	11040	0x2B20	64b, double
		T4.3EQL-	11044	0x2B24	64b, double
		T5.3EQL-	11048	0x2B28	64b, double
		T6.3EQL-	11052	0x2B2C	64b, double
reactive	capacitive import	T1.3EQC+	11056	0x2B30	64b, double
		T2.3EQC+	11060	0x2B34	64b, double
		T3.3EQC+	11064	0x2B38	64b, double
		T4.3EQC+	11068	0x2B3C	64b, double
		T5.3EQC+	11072	0x2B40	64b, double
		T6.3EQC+	11076	0x2B44	64b, double
reactive	capacitive export	T1.3EQC-	11080	0x2B48	64b, double
		T2.3EQC-	11084	0x2B4C	64b, double
		T3.3EQC-	11088	0x2B50	64b, double
		T4.3EQC-	11092	0x2B54	64b, double
		T5.3EQC-	11096	0x2B58	64b, double
		T6.3EQC-	11100	0x2B5C	64b, double

3.6 0x4000 Aggregated Values

This block of data has been added in firmware 2.0.48 (only~3.6.4) and 2.1.8. It contains several register ranges which holds minimum, maximum, average and actual values for most often required quantities. Sections 3.6.1, 3.6.2 and 3.6.3 are only available in some instruments.

3.6.1 0x4000-0x40FF Average data block

Mapped Data	base address		size/type	encoding
	DEC	HEX		
U1		4038	32-bit, float	V
U2		403A	32-bit, float	V
U3		403C	32-bit, float	V
U12		403E	32-bit, float	V
U23		4040	32-bit, float	V
U31		4042	32-bit, float	V
I1		4044	32-bit, float	A
I2		4046	32-bit, float	A
I3		4048	32-bit, float	A
IN=I1+I2+I3		404A	32-bit, float	A
P1		404C	32-bit, float	W
P2		404E	32-bit, float	W
P3		4050	32-bit, float	W
3P		4052	32-bit, float	W
S1		4054	32-bit, float	VA
S2		4056	32-bit, float	VA
S3		4058	32-bit, float	VA
3S		405A	32-bit, float	VA
Q1		405C	32-bit, float	var
Q2		405E	32-bit, float	var
Q3		4060	32-bit, float	var
3Q		4062	32-bit, float	var
CosPhi1		4064	32-bit, float	-
CosPhi2		4066	32-bit, float	-
CosPhi3		4068	32-bit, float	-
frequency		406A	32-bit, float	Hz
RESERVED				
THD U1		40A6	32-bit, float	percent
THD U2		40A8	32-bit, float	percent
THD U3		40AA	32-bit, float	percent
THD I1		40AC	32-bit, float	percent
THD I2		40AE	32-bit, float	percent
THD I3		40B0	32-bit, float	percent

3.6.2 0x4600-0x46FF Maximum since reset data

Mapped Data	base address		size/type	encoding
	DEC	HEX		
U1		4638	32-bit, float	V
U2		463A	32-bit, float	V
U3		463C	32-bit, float	V
U12		463E	32-bit, float	V
U23		4640	32-bit, float	V
U31		4642	32-bit, float	V
I1		4644	32-bit, float	A

Mapped Data	base address		size/type	encoding
	DEC	HEX		
I2		4646	32-bit, float	A
I3		4648	32-bit, float	A
IN=I1+I2+I3		464A	32-bit, float	A
P1		464C	32-bit, float	W
P2		464E	32-bit, float	W
P3		4650	32-bit, float	W
3P		4652	32-bit, float	W
S1		4654	32-bit, float	VA
S2		4656	32-bit, float	VA
S3		4658	32-bit, float	VA
3S		465A	32-bit, float	VA
Q1		465C	32-bit, float	var
Q2		465E	32-bit, float	var
Q3		4660	32-bit, float	var
3Q		4662	32-bit, float	var
CosPhi1		4664	32-bit, float	-
CosPhi2		4666	32-bit, float	-
CosPhi3		4668	32-bit, float	-
frequency		466A	32-bit, float	Hz
RESERVED				
THD U1		46A6	32-bit, float	percent
THD U2		46A8	32-bit, float	percent
THD U3		46AA	32-bit, float	percent
THD I1		46AC	32-bit, float	percent
THD I2		46AE	32-bit, float	percent
THD I3		46B0	32-bit, float	percent

3.6.3 0x4800-0x48FF Minimum since reset data

Mapped Data	base address		size/type	encoding
	DEC	HEX		
U1		4838	32-bit, float	V
U2		483A	32-bit, float	V
U3		483C	32-bit, float	V
U12		483E	32-bit, float	V
U23		4840	32-bit, float	V
U31		4842	32-bit, float	V
I1		4844	32-bit, float	A
I2		4846	32-bit, float	A
I3		4848	32-bit, float	A
IN=I1+I2+I3		484A	32-bit, float	A
P1		484C	32-bit, float	W
P2		484E	32-bit, float	W
P3		4850	32-bit, float	W
3P		4852	32-bit, float	W

Mapped Data	base address		size/type	encoding
	DEC	HEX		
S1		4854	32-bit, float	VA
S2		4856	32-bit, float	VA
S3		4858	32-bit, float	VA
3S		485A	32-bit, float	VA
Q1		485C	32-bit, float	var
Q2		485E	32-bit, float	var
Q3		4860	32-bit, float	var
3Q		4862	32-bit, float	var
CosPhi1		4864	32-bit, float	-
CosPhi2		4866	32-bit, float	-
CosPhi3		4868	32-bit, float	-
frequency		486A	32-bit, float	Hz
RESERVED				
THD U1		48A6	32-bit, float	percent
THD U2		48A8	32-bit, float	percent
THD U3		48AA	32-bit, float	percent
THD I1		48AC	32-bit, float	percent
THD I2		48AE	32-bit, float	percent
THD I3		48B0	32-bit, float	percent

3.6.4 0x4A00-0x4AFF Actual data (19000 dec)

This block of data provides simple acquisition method for the most commonly used actual values in one simple block-read request.

Mapped Data	base address		size/type	encoding
	DEC	HEX		
U1	19000	4A38	32-bit, float	V
U2	19002	4A3A	32-bit, float	V
U3	19004	4A3C	32-bit, float	V
U12	19006	4A3E	32-bit, float	V
U23	19008	4A40	32-bit, float	V
U31	19010	4A42	32-bit, float	V
I1	19012	4A44	32-bit, float	A
I2	19014	4A46	32-bit, float	A
I3	19016	4A48	32-bit, float	A
INc	19018	4A4A	32-bit, float	A
P1	19020	4A4C	32-bit, float	W
P2	19022	4A4E	32-bit, float	W
P3	19024	4A50	32-bit, float	W
3P	19026	4A52	32-bit, float	W
S1	19028	4A54	32-bit, float	VA
S2	19030	4A56	32-bit, float	VA
S3	19032	4A58	32-bit, float	VA
3S	19034	4A5A	32-bit, float	VA
Q1	19036	4A5C	32-bit, float	var

Mapped Data	base address		size/type	encoding
	DEC	HEX		
Q2	19038	4A5E	32-bit, float	var
Q3	19040	4A60	32-bit, float	var
3Q	19042	4A62	32-bit, float	var
CosPhi1	19044	4A64	32-bit, float	-
CosPhi2	19046	4A66	32-bit, float	-
CosPhi3	19048	4A68	32-bit, float	-
frequency	19050	4A6A	32-bit, float	Hz
phase order	19052	4A6C	32-bit, float	-
EP1 total	19054	4A6E	32-bit, float	Wh
EP2 total	19056	4A70	32-bit, float	Wh
EP3 total	19058	4A72	32-bit, float	Wh
3EP total	19060	4A74	32-bit, float	Wh
EP1 consumed	19062	4A76	32-bit, float	Wh
EP2 consumed	19064	4A78	32-bit, float	Wh
EP3 consumed	19066	4A7A	32-bit, float	Wh
3EP consumed	19068	4A7C	32-bit, float	Wh
EP1 delivered	19070	4A7E	32-bit, float	Wh
EP2 delivered	19072	4A80	32-bit, float	Wh
EP3 delivered	19074	4A82	32-bit, float	Wh
3EP delivered	19076	4A84	32-bit, float	Wh
ES1	19078	4A86	32-bit, float	VAh
ES2	19080	4A88	32-bit, float	VAh
ES3	19082	4A8A	32-bit, float	VAh
3ES	19084	4A8C	32-bit, float	VAh
EQ1	19086	4A8E	32-bit, float	varh
EQ2	19088	4A90	32-bit, float	varh
EQ3	19090	4A92	32-bit, float	varh
3EQ	19092	4A94	32-bit, float	varh
EQL1	19094	4A96	32-bit, float	varh
EQL2	19096	4A98	32-bit, float	varh
EQL3	19098	4A9A	32-bit, float	varh
3EQL	19100	4A9C	32-bit, float	varh
EQC1	19102	4A9E	32-bit, float	varh
EQC2	19104	4AA0	32-bit, float	varh
EQC3	19106	4AA2	32-bit, float	varh
3EQC	19108	4AA4	32-bit, float	varh
THD U1	19110	4AA6	32-bit, float	percent
THD U2	19112	4AA8	32-bit, float	percent
THD U3	19114	4AAA	32-bit, float	percent
THD I1	19116	4AAC	32-bit, float	percent
THD I2	19118	4AAE	32-bit, float	percent
THD I3	19120	4AB0	32-bit, float	percent

3.7 0x5000 Power Quality Values (opt. PQ modules)

These registers provide valid readings only with PQ firmware module enabled.

Mapped Data	base address		size/type	encoding
	DEC	HEX		
time of last PQ eval.	20480	0x5000	**64b**	actual reading
last PQ evaluation	20484	0x5004	**32b**	0x1 100%, 0x2 95%
time of last failed 100%	20486	0x5006	**64b**	seconds since y. 2000
last failed 100% crit.	20490	0x500A	**32b**	binary encoded indices
time of last failed 95%	20492	0x500C	**32b**	seconds since y. 2000
last failed 95% crit.	20496	0x500E	**32b**	binary encoded indices
act. record in PQ buffer	20498	0x5012	**32b**	index to the buffer below
buffer for PQ intervals	20500..20625	0x5014..0x5091	**32b**	array**: 63-times** 32b

Encoding of binary indices: 0 — all correct, 0x0001 — freqency, 0x0002 — U_1, 0x0004 — U_2, 0x0008 — U_3 , 0x0020 — THD_{U1}, 0x0040 — THD_{U2}, 0x0080 — THD_{U3}, 0x0200 — UNB_U, 0x0400 — P_{ST1}, 0x0800 — P_{ST2}, 0x1000 P_{ST3}, 0x2000 —U_{HARM1}, 0x4000 — U_{HARM2}, 0x8000 — U_{HARM3}

3.7.1 0x5100 Actual Flicker Severity Index Values (PQ module)

These registers provide valid readings only with PQ firmware module enabled.

P_{st1-4} are Short Term Flicker values - 10 minutes

P_{lt1-4} ale Long Term Flicker values - floating average of P_{st1-4}

$P_{inst1-4}$ Instant Flicker value

Mapped Data	base address		size/type
	DEC	HEX	
P_{st1}	20736	0x5100, 0x5101	32b, float
P_{st2}	20738	0x5102, 0x5103	32b, float
P_{st3}	20740	0x5104, 0x5105	32b, float
P_{st4}	20742	0x5106, 0x5107	32b, float
P_{lt1}	20744	0x5108, 0x5109	32b, float
P_{lt2}	20746	0x510A, 0x510B	32b, float
P_{lt3}	20748	0x510C, 0x510D	32b, float
P_{lt4}	20750	0x510E, 0x510F	32b, float
P_{inst1}	20752	0x5110, 0x5111	32b, float
P_{inst2}	20754	0x5112, 0x5113	32b, float
P_{inst3}	20756	0x5114, 0x5115	32b, float
P_{inst4}	20758	0x5116, 0x5117	32b, float

3.7.2 0x5200 Last PQ interval values (PQ module)

These registers provide valid readings only with PQ firmware module enabled.

Values in this table are computed in 10 minute intervals (length of this interval can be set). f_{avg} is average frequency during interval.

f_{mostly}, f_{always}, f_{below}, f_{above} are counters. Every 10 s value is taken and appropriate counter or counters are incremented.

U_{1-4} and $THD_{1-4}$are average values for 10 minute interval.

$U_{harm1-4}$are encoded harmonic values. There is 1 bit for each harmonic. 0 = OK, 1 = this harmonic is out of defined range.

$P_{ST1-4}$are flicker values.

UNB_U is average value of Voltage unbalance in %.
$RCS_{Count}$is a total number of 3s RCS measurements in the last PQ interval
$RCS_{L1-3}$are counts of measurements per channel out of toleration.

Mapped Data	base address		size/type
	DEC	HEX	
f_{avg}	20992	0x5200	32b, float
f_{mostly}	20994	0x5202	16b
f_{always}	20995	0x5203	16b
f_{below}	20996	0x5204	16b
f_{above}	20997	0x5205	16b
U_1	20998	0x5206	32b, float
U_2	21000	0x5208	32b, float
U_3	21002	0x520A	32b, float
U_4	21004	0x520C	32b, float
THD_{U1}	21006	0x520E	32b, float
THD_{U2}	21008	0x5210	32b, float
THD_{U3}	21010	0x5212	32b, float
THD_{U4}	21012	0x5214	32b, float
U_{harm1}	21014	0x5216	64b
U_{harm2}	21018	0x521A	64b
U_{harm3}	21022	0x521E	64b
U_{harm4}	21026	0x5222	64b
P_{ST1}	21030	0x5226	32b, float
P_{ST2}	21032	0x5228	32b, float
P_{ST3}	21034	0x522A	32b, float
P_{ST4}	21036	0x522C	32b, float
UNB_U	21038	0x522E	32b, float
RCS_{count}	21040	0x522F	16 bit, uint
RCS_{L1}	21041	0x5230	16 bit, uint
RCS_{L2}	21042	0x5231	16 bit, uint
RCS_{L3}	21043	0x5232	16 bit, uint

3.7.3 0x5400 Voltage Events - Table - Swells (PQ module)

mapped data	base address		size/type	Description	
	DEC	HEX		Overvoltage [%]	Duration [ms]
$S1$	21504	0x5400	32b, int	$u \geq 120$	$10 \leq t \leq 200$
$T1$	21506	0x5402	32b, int	$120 > u > 110$	
$S2$	21508	0x5404	32b, int	$u \geq 120$	$500 < t \leq 5000$
$T2$	21510	0x5406	32b, int	$120 > u > 110$	
$S3$	21512	0x5408	32b, int	$u \geq 120$	$5000 < t \leq 60000$
$T3$	21514	0x540A	32b, int	$120 > u > 110$	

3.7.4 0x540C Voltage Events - Table - Dips (PQ module)

mapped data	base address		size/type	Description	
	DEC	HEX		Residual voltage u %	Duration [ms]
$A1$	21516	0x540C	32b, int	$90 > u \geq 80$	$10 \leq t \leq 200$
$B1$	21518	0x540E	32b, int	$80 > u \geq 70$	
$C1$	21520	0x5410	32b, int	$70 > u \geq 40$	
$D1$	21522	0x5412	32b, int	$40 > u \geq 5$	
$X1$	21524	0x5414	32b, int	$5 > u$	
$A2$	21526	0x5416	32b, int	$90 > u \geq 80$	$200 < t \leq 500$
$B2$	21528	0x5418	32b, int	$80 > u \geq 70$	
$C2$	21530	0x541A	32b, int	$70 > u \geq 40$	
$D2$	21532	0x541C	32b, int	$40 > u \geq 5$	
$X2$	21534	0x541E	32b, int	$5 > u$	
$A3$	21536	0x5420	32b, int	$90 > u \geq 80$	$500 < t \leq 1000$
$B3$	21538	0x5422	32b, int	$80 > u \geq 70$	
$C3$	21540	0x5424	32b, int	$70 > u \geq 40$	
$D3$	21542	0x5426	32b, int	$40 > u \geq 5$	
$X3$	21544	0x5428	32b, int	$5 > u$	
$A4$	21546	0x542A	32b, int	$90 > u \geq 80$	$1000 < t \leq 5000$
$B4$	21548	0x542C	32b, int	$80 > u \geq 70$	
$C4$	21550	0x542E	32b, int	$70 > u \geq 40$	
$D4$	21552	0x5430	32b, int	$40 > u \geq 5$	
$X4$	21554	0x5432	32b, int	$5 > u$	
$A5$	21556	0x5434	32b, int	$90 > u \geq 80$	$5000 < t \leq 60000$
$B5$	21558	0x5436	32b, int	$80 > u \geq 70$	
$C5$	21560	0x5438	32b, int	$70 > u \geq 40$	
$D5$	21562	0x543A	32b, int	$40 > u \geq 5$	
$X5$	21564	0x543C	32b, int	$5 > u$	
Last Erase Time	21566	0x543E	32b, int	Last erase time in s from 1.1.2000	

3.7.5 0x5500 Voltage Events - Last Event (PQ module)

mapped data	base address		size/type	Description
	DEC	HEX		
Phase	21760	0x5500	16b, int	see note bellow*.
EventType	21761	0x5501	16b, int	1 = Swell, 2 = Dip, 3 = Interruption , 4 = Power Failure
EventTime	21762	0x5502	64b, int	Time of the event in ms from 1.1.2000
Duration	21766	0x5506	32b, int	Duration of event in ms
Value	21768	0x5508	32b, float	Maximal/Minimal measured voltage

***** 3×1p measurement: 0 = L1, 1 = L2, 2 = L3, 3 = L4
3p measurement: 0x80|0x01 = L1, 0x80|0x02 = L2, 0x80|0x04 = L3

3.8 0x5300 Ripple Control Signal (opt. RCS module)

These registers provide valid readings of ripple control signal levels only with RCS firmware module enabled.

$RCS\,L1-3_{Time}$ is a time and date of the last received RCS telegram in KMBTime - seconds since 1.1.2000.

$RCS\,L1-3_{\{AVG|MIN|MAX\}}$ are minimum, maximum and average values of signal in V for all true bits (value=1) in the last received telegram.

mapped data	base address		size/type
	DEC	HEX	
$Urc1_{Time}$	21248	0x5300	64b
$Urc1_{AVG}$	21252	0x5304	32b, float
$Urc1_{MIN}$	21254	0x5306	32b, float
$Urc1_{MAX}$	21256	0x5308	32b, float
$Urc2_{Time}$	21258	0x530A	64b
$Urc2_{AVG}$	21262	0x530E	32b, float
$Urc2_{MIN}$	21264	0x5310	32b, float
$Urc2_{MAX}$	21266	0x5312	32b, float
$Urc3_{Time}$	21268	0x5314	64b
$Urc3_{AVG}$	21272	0x5318	32b, float
$Urc3_{MIN}$	21274	0x531A	32b, float
$Urc3_{MAX}$	21276	0x531C	32b, float

RCS Message start-bit 1 and 2 (RMS value, fw 2.0.45+)

mapped data	base address		size/type
	DEC	HEX	
$Urc1\,b1$	21280	0x5320	32b, float
$Urc1\,b2$	21282	0x5322	32b, float
$Urc2\,b1$	21284	0x5324	32b, float
$Urc2\,b2$	21286	0x5326	32b, float
$Urc3\,b1$	21288	0x5328	32b, float
$Urc3\,b2$	21290	0x532A	32b, float

3.9 0x6000 Modbus Master (opt. MM module)

Modbus master reads configured input data from itself or from other instruments (slaves) connected to its serial line. It converts all the input data to a block of unified values (float type) starting on register 0x6000. Mapping of the data source is made in an instument configuration (ENVIS.daq). Modbus master result values are provided in actual data, on the web site and in the register map of a master instument. MM data is ordered in up to 16 sets (in fw. 2.0). One set can hold up to 100 float results, all 16 sets together can handle 300 results. . Each set represents only one slave address. More than one MM set can be used to process data from a given slave instrument. In the following map we use addressing of the Modbus RTU protocol to select distinct sets - modbus TCP addres 1 provides data from set 1, address 2 from set 2 etc (X in table marks set nr.).

Read out is performed automaticaly by the master in a predefined period and under normal conditions it could only be interrupted with an ES gateway module connection to the same master. the incomming ES connections have priority over the MM to access the slave bus to allow any 3rd party protocol to reach the given slave as well. Such connection can be used to configure, upgrade or occasionally read out proprietary values from slave units.

mapped data	base address		size/type
	DEC	HEX	
First MM value for set X	24576	0x6000	32b, float
up to 98× per set, 300 total	...	...	...
Last MM value for set X	24776	0x60C8	32b, float

3.10 0x6200 DC and AC/DC Quantities

Starting with firmware v. 2.1.8 instruments with X/4V option provide voltage and current average (direct) value over the aggregation interval.

- avg ... mean value of the sampled volatge of curent signal of the respective channel, also the DC component of such.
- min, max ... extreme value of the sampled volatge of current signal of the respective channel
- instruments with more than 4 current inputs do use address multiplexing (todo doplnit kapitolu) for the quantities derived from I5 and above channels.

mapped data	base address		size/type
	DEC	HEX	
$Uavg_{L1}$	25088	0x6200	32b, float
$Uavg_{L2}$	25090	0x6202	32b, float
$Uavg_{L3}$	25092	0x6204	32b, float
$Uavg_{L4}$	25094	0x6206	32b, float
$Umin_{L1}$	25096	0x6208	32b, float
$Umin_{L2}$	25098	0x620A	32b, float
$Umin_{L3}$	25100	0x620C	32b, float
$Umin_{L4}$	25102	0x621E	32b, float
$Umax_{L1}$	25104	0x6210	32b, float
$Umax_{L2}$	25106	0x6212	32b, float
$Umax_{L3}$	25108	0x6214	32b, float
$Umax_{L4}$	25110	0x6216	32b, float

mapped data	base address		size/type
	DEC	HEX	
$Iavg_{L1}$	25112	0x6218	32b, float
$Iavg_{L2}$	25114	0x621A	32b, float
$Iavg_{L3}$	25116	0x621C	32b, float
$Iavg_{L4}$	25118	0x621E	32b, float
$Imin_{L1}$	25120	0x6220	32b, float
$Imin_{L2}$	25122	0x6222	32b, float
$Imin_{L3}$	25124	0x6224	32b, float
$Imin_{L4}$	25126	0x6226	32b, float
$Imax_{L1}$	25128	0x6228	32b, float
$Imax_{L2}$	25130	0x622A	32b, float
$Imax_{L3}$	25132	0x622C	32b, float
$Imax_{L4}$	25134	0x622E	32b, float

3.11 0x9000 Input and Output Values

3.11.1 0x9000 Input Values

mapped data	base address		size/type
	DEC	HEX	
Digital Inputs (1-16)	36864	0x9000	16b
Digital Inputs (17-32)	36865	0x9001	16b
Frequency Counter 1 (FC1)	36866	0x9002	32b, float
Frequency Counter 2 (FC2)	36868	0x9004	32b, float
Frequency Counter 3 (FC3)	36870	0x9006	32b, float
Frequency Counter 4 (FC4)	36872	0x9008	32b, float
Frequency Counter 5 (FC5)	36874	0x900A	32b, float
Frequency Counter 6 (FC6)	36876	0x900C	32b, float
Frequency Counter 7 (FC7)	36878	0x900D	32b, float
Frequency Counter 8 (FC8)	36880	0x900F	32b, float
Pulse Counter 1 (PC1)	36882	0x9012	32b, float
Pulse Counter 2 (PC2)	36884	0x9016	32b, float
Pulse Counter 3 (PC3)	36886	0x901A	32b, float
Pulse Counter 4 (PC4)	36888	0x901E	32b, float
Pulse Counter 5 (PC5)	36890	0x9022	32b, float
Pulse Counter 6 (PC6)	36892	0x9026	32b, float
Pulse Counter 7 (PC7)	36894	0x902A	32b, float
Pulse Counter 8 (PC8)	36896	0x902E	32b, float
Clear Time of PC1	36914	0x9032	64b, KMBtime
Clear Time of PC2	36918	0x9036	64b, KMBtime
Clear Time of PC3	36922	0x903A	64b, KMBtime
Clear Time of PC4	36926	0x903E	64b, KMBtime
Clear Time of PC5	36930	0x9042	64b, KMBtime
Clear Time of PC6	36934	0x9046	64b, KMBtime
Clear Time of PC7	36938	0x904A	64b, KMBtime
Clear Time of PC8	36942	0x904E	64b, KMBtime

mapped data	base address		size/type
	DEC	HEX	
Analog Input 1	36994	0x9082	32b, float
Analog Input 2	36996	0x9084	32b, float
Analog Input 3	36998	0x9086	32b, float
Analog Input 4	37000	0x9088	32b, float
Temperature 1 - Internal (Ti)	37056	0x90C0	32b, float
Temperature 2 - External (Te)	37058	0x90C2	32b, float
Temperature 3	37060	0x90C4	32b, float
Temperature 4	37062	0x90C6	32b, float

3.11.2 0x9300 Output Values

mapped data	base address		size/type	encoding
	DEC	HEX		
Digital Outputs (1-8)	37632	0x9300	16b	high byte mask, low byte status
Digital Outputs (9-16)	37633	0x9301	16b	high byte mask, low byte status
Digital Outputs (17-24)	37634	0x9302	16b	high byte mask, low byte status
Digital Outputs (25-32)	37635	0x9303	16b	high byte mask, low byte status
Analog Output 1	37696	0x9340	32b, float	
Analog Output 2	37698	0x9342	32b, float	
Analog Output 3	37700	0x9344	32b, float	
Analog Output 4	37702	0x9346	32b, float	

Example of Digital Output encoding:

Reading	MSB							16b register value							LSB
	Mask of the output								Status of the output							
Output nr.	8	7	6	5	4	3	2	1	8	7	6	5	4	3	2	1
Retrived value	0	1	0	0	1	1	1	1	0	0	0	0	0	0	1	0
Description	**0** = output is not available **1** = available for control								**0** = output is not active **1** = output is active							

Writing	MSB							16b register value							LSB
	Mask of the output								Status of the output							
Output nr.	8	7	6	5	4	3	2	1	8	7	6	5	4	3	2	1
Written value	0	0	1	0	1	1	0	1	0	0	1	0	1	0	0	1
Description	**0** = output won't change **1** = output will change								**0** = deactivate output **1** = activate output							
Result									X	X	1	X	1	0	X	1

While writing the value & operator is applied to mask and status (mask & status) before applying the changes to the outputs.

3.11.3 0x9700 Hour Meter

mapped data	base address		size/type
	DEC	HEX	
Hour Meter 1 Active (HM1)	38656	0x9700	64b, int
Hour Meter 1 Passive	38660	0x9704	64b, int
Hour Meter 2 Active	38664	0x9708	64b, int
Hour Meter 2 Passive	38668	0x970C	64b, int
Hour Meter 3 Active	38672	0x9710	64b, int
Hour Meter 3 Passive	38676	0x9714	64b, int
Hour Meter 4 Active	38680	0x9718	64b, int
Hour Meter 4 Passive	38684	0x971C	64b, int

mapped data	base address		size/type
	DEC	HEX	
Clear Time of HM1	38688	0x9720	64b, KMBtime
Clear Time of HM2	38692	0x9724	64b, KMBtime
Clear Time of HM3	38696	0x9728	64b, KMBtime
Clear Time of HM4	38700	0x972C	64b, KMBtime

3.12 0xA000 PFC Actual Data & Status (NOVAR 2xxx, fw. 2.1+)

mapped data	unit	base address		size/type
		DEC	HEX	
$3RC$**(3p cap. compensation reserve power)**	var	40960	0xA000	32b, float
$3RL$**(3p ind. comp. reserve power)**	var	40962	0xA002	32b, float
$RC1$**(cap. comp. reserve power - 1. ph)**	var	40964	0xA004	32b, float
$RC2$**(cap. comp.n reserve power - 2. ph)**	var	40966	0xA006	32b, float
$RC3$**(cap. comp. reserve power - 3. ph)**	var	40968	0xA008	32b, float
$RL1$**(ind. comp. reserve power - 1. ph)**	var	40970	0xA00A	32b, float
$RL2$**(ind. comp. reserve power - 2. ph)**	var	40972	0xA00C	32b, float
$RL3$**(ind. comp. reserve power - 3. ph)**	var	40974	0xA00E	32b, float
$CHL1$**(capacitors harmonic load - 1. ph)**	%	40976	0xA010	32b, float
$CHL2$**(capacitors harmonic load - 2. ph)**	%	40978	0xA012	32b, float
$CHL3$**(capacitors harmonic load - 3. ph)**	%	40980	0xA014	32b, float
reserve		40982	0xA016	32b
$3\Delta Qfh$**(3p control deviation)**	var	40984	0xA018	32b, float
$\Delta Qfh1$**(control deviation - 1. ph)**	var	40986	0xA01A	32b, float
$\Delta Qfh2$**(control deviation - 2. ph)**	var	40988	0xA01C	32b, float
$\Delta Qfh3$**(control deviation - 3. ph)**	var	40990	0xA01E	32b, float
reserve		40992	0xA020	32b
PFC state		40994	0xA022	32b
Output & Input state		40996	0xA024	32b
Alarm State		40998	0xA026	32b
Control time - 3p	s	41000	0xA028	16b
Control time - 1. ph	s	41001	0xA029	16b
Control time - 2. ph	s	41002	0xA02A	16b
Control time - 3. ph	s	41003	0xA02B	16b
reserve		41004	0xA02C	32b
PFC Output - Type & Condition - 1.1÷2.9		41006 - 41023	0xA02E - 0xA03F	16b
3p Output Power - 1.1÷2.9	var	41024 - 41059	0xA040 - 0xA063	32b, float
reserve		41060	0xA065	32b
# of switching per output - 1.1÷2.9		41062 - 41097	0xA067 - 0xA089	32b
Switch-on time per output - 1.1÷2.9	h	41098 - 41133	0xA08A - 0xA0AD	32b, float

Encoding of PFC state

PFC state	**40994 (0xA022)**
bits 0 ÷ 3	0 = Standby (valid for control state only)
	1 = AOR Process in progress (automatic output recognition)
	2 = PFC Control in progress (valid for control state only)
	3 = Temporary Standby (valid for control state only)
	4 = CT test
	5 = ACD Process in progress (automatic connection detection)
bit 4	'0' = manual state
	'1' = control state
bit 5	PFC - tariff actual state
bit 6	'0' = alarm is not active
	'1' = alarm is active
bit 7	'0' = export is not present (consumption)
	'1' = export is present (generation)

Encoding of Output and Input state

Output & Input state	**40996 (0xA024)**
bits 0 ÷ 8	**output 1.1 ÷ 1.9**
	'0' - disengaged
	'1' - engaged
bits 9 ÷ 17	**output 2.1 ÷ 2.9**
	'0' - disengaged
	'1' - engaged
bit 31	'0' - digital input not active
	'1' - digital input active

Encoding of Alarm state

Alarm state		**40998 (0xA026)**	
'0' - alarm is not active (no indication, no actuation)			
'1' - alarm is active (indication or actuation or both)			
bit 0	U<<	bit 9	PF><
bit 1	U<	bit 10	NS>
bit 2	U>	bit 11	OE
bit 3	I<	bit 12	T1><
bit 4	I>	bit 13	T2><
bit 5	CHL>	bit 14	EXT
bit 6	THDU>	bit 15	OoC
bit 7	THDI>	bit 16	RCF
bit 8	P<		

Encoding of PFC Output - Type & Condition

<table>
<tr><th>PFC Output - Type & Condition</th><th colspan="3">41006 - 41023</th></tr>
<tr><td rowspan="9">bits 0 ÷ 5</td><td colspan="3">Output type</td></tr>
<tr><td>0 = 0</td><td>7 = C123</td><td>14 = L123</td></tr>
<tr><td>1 = C1</td><td>8 = L1</td><td>15 = Z</td></tr>
<tr><td>2 = C2</td><td>9 = L2</td><td>16 = Alarm</td></tr>
<tr><td>3 = C3</td><td>10 = L3</td><td>17 = Fan</td></tr>
<tr><td>4 = C12</td><td>11 = L12</td><td>18 = Heater</td></tr>
<tr><td>5 = C23</td><td>12 = L23</td><td></td></tr>
<tr><td>6 = C31</td><td>13 = L31</td><td></td></tr>
<tr><td></td><td></td><td></td></tr>
<tr><td rowspan="3">bit 6 ÷ 7</td><td colspan="3">’00’ (0) = control</td></tr>
<tr><td colspan="3">’01’ (1) = fixed on</td></tr>
<tr><td colspan="3">’10’ (2) = fixed off</td></tr>
<tr><td rowspan="2">bit 8</td><td colspan="3">’0’ = step is OK</td></tr>
<tr><td colspan="3">’1’ = step is faulty</td></tr>
</table>

KMB systems, s.r.o.

Dr. M. Horákové 559,
460 06 Liberec 7,
Czech Republic

tel. +420 485 130 314,
fax +420 482 736 896
email : kmb@kmb.cz,
internet : www.kmb.cz